发明授权
US08050042B2 Clock routing in multiple channel modules and bus systems and method for routing the same 失效
多通道模块和总线系统中的时钟路由及其路由方法

Clock routing in multiple channel modules and bus systems and method for routing the same
摘要:
The terminating module and method include integrated circuits and a termination circuit which receive clock signals from the integrated circuit. The integrated circuit includes at least one memory integrated circuit mounted on a printed circuit board. An electrical connector is configured to couple the terminating module to a motherboard. Additionally, the termination circuit includes a resistor. In another embodiment, the terminating module provides a printed circuit board, a memory integrated circuit mounted on the circuit board, a terminator circuit which includes a resistor, and an electrical connector. The electrical connector couples the terminating module to a motherboard.
公开/授权文献
信息查询
0/0