发明授权
US08148218B2 Semiconductor device with group III-V channel and group IV source-drain and method for manufacturing the same 有权
具有III-V族通道和IV族源极漏极的半导体器件及其制造方法

  • 专利标题: Semiconductor device with group III-V channel and group IV source-drain and method for manufacturing the same
  • 专利标题(中): 具有III-V族通道和IV族源极漏极的半导体器件及其制造方法
  • 申请号: US13044597
    申请日: 2011-03-10
  • 公开(公告)号: US08148218B2
    公开(公告)日: 2012-04-03
  • 发明人: Chun-Yen Chang
  • 申请人: Chun-Yen Chang
  • 申请人地址: TW Hsinchu
  • 专利权人: National Chaio Tung University
  • 当前专利权人: National Chaio Tung University
  • 当前专利权人地址: TW Hsinchu
  • 代理商 Bui Garcia-Zamor; Hung H. Bui, Esq.
  • 优先权: TW98140529A 20091127
  • 主分类号: H01L21/335
  • IPC分类号: H01L21/335 H01L21/336
Semiconductor device with group III-V channel and group IV source-drain and method for manufacturing the same
摘要:
The present invention is related to a semiconductor device with group III-V channel and group IV source-drain and a method for manufacturing the same. Particularly, the energy level density and doping concentration of group III-V materials are increased by the heteroepitaxy of group III-V and group IV materials and the structural design of elements. The method comprises: preparing a substrate; depositing a dummy gate material layer on the substrate and defining a dummy gate from the dummy gate material layer by photolithography; performing doping by self-aligned ion implantation using the dummy gate as a mask and performing activation at high temperature, so as to form source-drain; removing the dummy gate; forming a recess in the substrate between the source-drain pair by etching; forming a channel-containing stacked element in the recess by epitaxy; and forming a gate on the channel-containing stacked element.
信息查询
0/0