Invention Grant
US08178923B2 Power semiconductor device having low gate input resistance 有权
具有低栅极输入电阻的功率半导体器件

Power semiconductor device having low gate input resistance
Abstract:
A power semiconductor device having low gate input resistance and a manufacturing method thereof are provided. The power semiconductor device includes a substrate, at least a trench transistor, a conductive layer, a metal contact plug, an insulating layer, an interlayer dielectric, a gate metal layer, and a source metal layer. The metal contact plug can serve as a buried gate metal bus line, and the metal contact plug can pass under the source metal layer and keeps the area of the source metal layer complete. Accordingly, the present invention can provide a lower gate input resistance without dividing the source metal layer, so the source metal layer can have a larger and complete area for the following packaging and bonding process.
Information query
Patent Agency Ranking
0/0