Invention Grant
US08229020B2 Integrated equalization and CDR adaptation engine with single error monitor circuit 有权
具有单错误监控电路的集成均衡和CDR适配引擎

Integrated equalization and CDR adaptation engine with single error monitor circuit
Abstract:
A data communications system and methods are disclosed. The system includes a transmitter for conveying a data signal filtered by a finite impulse response (FIR) filter to a receiver via a channel. The receiver equalizes the received data signal using a decision feedback equalizer (DFE) and the FIR. The receiver samples the data signal to determine an error signal and uses the error signal to adapt settings of a pre-cursor tap coefficient of the FIR, one or more post-cursor tap coefficients of the FIR, a phase of the recovered clock, and a coefficient of the DFE. To adapt the settings, the receiver determines the error signal based on an error sample taken from the data signal in a single clock cycle. To determine an error signal, the receiver samples the data signal at a phase estimated to correspond to a peak amplitude of a pulse response of the channel.
Information query
Patent Agency Ranking
0/0