Invention Grant
US08354720B2 Embedded stressor for semiconductor structures 有权
半导体结构的嵌入式应力器

Embedded stressor for semiconductor structures
Abstract:
A semiconductor structure includes a semiconductor substrate; a gate stack on the semiconductor substrate; a plurality of spacers disposed on laterally opposing sides of the gate stack; source and drain regions proximate to the spacers, and a channel region subjacent to the gate stack and disposed between the source and drain regions; and a stressor subjacent to the channel region, and embedded within the semiconductor substrate, the embedded stressor being formed of a triangular-shape.
Public/Granted literature
Information query
Patent Agency Ranking
0/0