Invention Grant
- Patent Title: Wiring structure, display apparatus, and semiconductor device
- Patent Title (中): 接线结构,显示装置和半导体器件
-
Application No.: US13639028Application Date: 2011-03-30
-
Publication No.: US08598580B2Publication Date: 2013-12-03
- Inventor: Yasuaki Terao , Shinya Morita , Aya Miki , Katsufumi Tomihisa , Hiroshi Goto
- Applicant: Yasuaki Terao , Shinya Morita , Aya Miki , Katsufumi Tomihisa , Hiroshi Goto
- Applicant Address: JP Kobe-shi
- Assignee: Kobe Steel, Ltd.
- Current Assignee: Kobe Steel, Ltd.
- Current Assignee Address: JP Kobe-shi
- Agency: Oblon, Spivak, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2010-086485 20100402
- International Application: PCT/JP2011/058141 WO 20110330
- International Announcement: WO2011/125802 WO 20111013
- Main IPC: H01L29/16
- IPC: H01L29/16

Abstract:
Disclosed is a wiring structure that attains excellent low-contact resistance even if eliminating a barrier metal layer that normally is disposed between a Cu alloy wiring film and a semiconductor layer, and wiring structure with excellent adhesion. The wiring structure is provided with a semiconductor layer, and a Cu alloy layer, on a substrate in this order from the substrate side. A laminated structure is included between the semiconductor layer, and the Cu alloy layer. The laminated structure is composed of a (N, C, F, O) layer which contains at least one element selected from among a group composed of nitrogen, carbon, fluorine, and oxygen, and a Cu—Si diffusion layer which includes Cu and Si, in this order from the substrate side. At least one element selected from among the group composed of nitrogen, carbon, fluorine, and oxygen that composes the (N, C, F, O) layer is bonded to Si in the semiconductor layer. The Cu alloy layer is a laminated structure containing a Cu—X alloy layer (a first layer) and a second layer.
Public/Granted literature
- US20130026470A1 WIRING STRUCTURE, DISPLAY APPARATUS, AND SEMICONDUCTOR DEVICE Public/Granted day:2013-01-31
Information query
IPC分类: