Invention Grant
US08642385B2 Wafer level package structure and the fabrication method thereof 有权
晶圆级封装结构及其制造方法

Wafer level package structure and the fabrication method thereof
Abstract:
The present invention proposes a package for semiconductor device and the fabrication method for integrally encapsulating a whole semiconductor chip within a molding compound. In the semicondcutor device package, bonding pads distributed on the top of the chip are redistributed into an array of redistributed bonding pads located in an dielectric layer by utilizing the redistribution technique. The electrodes or signal terminals on the top of the semiconductor chip are connected to an electrode metal segment on the bottom of the chip by conductive materials filled in through holes formed in a silicon substrate of a semiconductor wafer. Furthermore, the top molding portion and the bottom molding portion seal the semiconductor chip completely, thus providing optimum mechanical and electrical protections.
Public/Granted literature
Information query
Patent Agency Ranking
0/0