- 专利标题: Read and write monitoring attributes in transactional memory (TM) systems
-
申请号: US13355302申请日: 2012-01-20
-
公开(公告)号: US08688917B2公开(公告)日: 2014-04-01
- 发明人: Gad Sheaffer , Shlomo Raikin , Vadim Bassin , Raanan Sade , Ehud Cohen , Oleg Margulis
- 申请人: Gad Sheaffer , Shlomo Raikin , Vadim Bassin , Raanan Sade , Ehud Cohen , Oleg Margulis
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 代理机构: Blakely, Sokoloff, Taylor & Zafman LLP
- 主分类号: G06F12/08
- IPC分类号: G06F12/08
摘要:
A method and apparatus for monitoring memory accesses in hardware to support transactional execution is herein described. Attributes are monitor accesses to data items without regard for detection at physical storage structure granularity, but rather ensuring monitoring at least at data items granularity. As an example, attributes are added to state bits of a cache to enable new cache coherency states. Upon a monitored memory access to a data item, which may be selectively determined, coherency states associated with the data item are updated to a monitored state. As a result, invalidating requests to the data item are detected through combination of the request type and the monitored coherency state of the data item.
公开/授权文献
信息查询