Invention Grant
US08766449B2 Variable interconnect geometry for electronic packages and fabrication methods 有权
用于电子封装和制造方法的可变互连几何

Variable interconnect geometry for electronic packages and fabrication methods
Abstract:
Disclosed is a variable interconnect geometry formed on a substrate that allows for increased electrical performance of the interconnects without compromising mechanical reliability. The compliance of the interconnects varies from the center of the substrate to edges of the substrate. The variation in compliance can either be step-wise or continuous. Exemplary low-compliance interconnects include columnar interconnects and exemplary high-compliance interconnects include helix interconnects. A cost-effective implementation using batch fabrication of the interconnects at a wafer level through sequential lithography and electroplating processes may be employed.
Information query
Patent Agency Ranking
0/0