发明授权
US08898494B2 Power budgeting between a processing core, a graphics core, and a bus on an integrated circuit when a limit is reached 有权
处理核心,图形核心和集成电路总线之间的功率预算,达到极限

Power budgeting between a processing core, a graphics core, and a bus on an integrated circuit when a limit is reached
摘要:
An apparatus, method and system is described herein for efficiently balancing performance and power between processing elements based on measured workloads. If a workload of a processing element indicates that it is a bottleneck, then its performance may be increased. However, if a platform or integrated circuit including the processing element is already operating at a power or thermal limit, the increase in performance is counterbalanced by a reduction or cap in another processing elements performance to maintain compliance with the power or thermal limit. As a result, bottlenecks are identified and alleviated by balancing power allocation, even when multiple processing elements are operating at a power or thermal limit.
信息查询
0/0