Invention Grant
US08907705B2 Fully integrated circuit for generating a ramp signal 有权
用于产生斜坡信号的完全集成电路

Fully integrated circuit for generating a ramp signal
Abstract:
A fully integrated ramp generator circuit includes a first current generator that sources current to first capacitor through a first transistor that is gate controlled by the complement of a periodic signal. The ramping voltage stored on the first capacitor is buffered to an output node as a ramp output signal. A second transistor couples the output node to the first current generator and is gate controlled by the periodic signal. The periodic signal is generated at the output of a flip-flop that receives an input clock signal and reset signal. The reset signal is generated by a comparator circuit operable to compare the voltage on a second capacitor to a reference. The second capacitor is charged by a second current source and discharged by a third transistor that is gate controlled by the periodic signal.
Public/Granted literature
Information query
Patent Agency Ranking
0/0