Invention Grant
US08913364B2 Decoupling arrangement 有权
去耦排列

Decoupling arrangement
Abstract:
In various embodiments, apparatuses and methods are disclosed that may be able to implement a multi-layer, three dimensional routing between a decoupling component and an input port for a SoC or MCM. A three dimensional (3D) structure may provide a defined current return path from the decoupling component to the input port. The current return path may be constrained by design to provide an equal and opposite electromagnetic flux to the input port thereby reducing series inductance between the input port and the decoupling component.
Public/Granted literature
Information query
Patent Agency Ranking
0/0