Invention Grant
US08988097B2 Method for on-wafer high voltage testing of semiconductor devices 有权
半导体器件的片上高压测试方法

Method for on-wafer high voltage testing of semiconductor devices
Abstract:
A method for wafer high voltage testing of semiconductor devices is disclosed. The method involves adding a patterning layer onto a passivation layer of the semiconductor devices and then etching vias through the passivation layer to expose conductive test points. Testing of the semiconductor devices begins with engaging the conductive test points with high voltage test probes of a testing apparatus and then applying a high voltage test sequence to the conductive test points via the high voltage test probes. The testing of the semiconductor devices concludes by disengaging the high voltage test probes from a last one of the semiconductor devices and then removing the patterning layer from the passivation layer of the semiconductor devices.
Public/Granted literature
Information query
Patent Agency Ranking
0/0