Invention Grant
- Patent Title: Reduced stress TSV and interposer structures
- Patent Title (中): 减少应力TSV和插入结构
-
Application No.: US14204860Application Date: 2014-03-11
-
Publication No.: US09000600B2Publication Date: 2015-04-07
- Inventor: Cyprian Emeka Uzoh , Charles G. Woychik , Terrence Caskey , Kishor V. Desai , Huailiang Wei , Craig Mitchell , Belgacem Haba
- Applicant: Invensas Corporation
- Applicant Address: US CA San Jose
- Assignee: Invensas Corporation
- Current Assignee: Invensas Corporation
- Current Assignee Address: US CA San Jose
- Agency: Haynes and Boone, LLP
- Main IPC: H01L23/48
- IPC: H01L23/48 ; H01L23/52 ; H01L29/40 ; H01L21/768 ; H01L23/00 ; H01L23/14 ; H01L23/498

Abstract:
A component can include a substrate and a conductive via extending within an opening in the substrate. The substrate can have first and second opposing surfaces. The opening can extend from the first surface towards the second surface and can have an inner wall extending away from the first surface. A dielectric material can be exposed at the inner wall. The conductive via can define a relief channel within the opening adjacent the first surface. The relief channel can have an edge within a first distance from the inner wall in a direction of a plane parallel to and within five microns below the first surface, the first distance being the lesser of one micron and five percent of a maximum width of the opening in the plane. The edge can extend along the inner wall to span at least five percent of a circumference of the inner wall.
Public/Granted literature
- US20140217607A1 REDUCED STRESS TSV AND INTERPOSER STRUCTURES Public/Granted day:2014-08-07
Information query
IPC分类: