Invention Grant
US09019771B2 Dielectric charge trapping memory cells with redundancy 有权
介质电荷捕获具有冗余的存储单元

Dielectric charge trapping memory cells with redundancy
Abstract:
A memory cell array of dielectric charge trapping memory cells and method for performing program, read and erase operations on the memory cell array that includes bits stored at charge trapping sites in adjacent memory cells. A bit of information is stored at a first charge trapping site in a first memory cell and a second charge trapping site in a second adjacent memory cell. Storing charge at two trapping sites in adjacent memory cells increases data retention rates of the array of memory cells as each charge trapping site can be read to represent the data that is stored at the data site. Each corresponding charge trapping site can be read independently and in parallel so that the results can be compared to determine the data value that is stored at the data site in an array of dielectric charge trapping memory cells.
Public/Granted literature
Information query
Patent Agency Ranking
0/0