Invention Grant
- Patent Title: Memory manager
- Patent Title (中): 内存管理器
-
Application No.: US13964299Application Date: 2013-08-12
-
Publication No.: US09142322B2Publication Date: 2015-09-22
- Inventor: Deepak Baranwal , Digvijay Pratap Singh , Kaushik Saha
- Applicant: STMicroelectronics International N.V.
- Applicant Address: NL Amsterdam
- Assignee: STMicroelectronics International N.V.
- Current Assignee: STMicroelectronics International N.V.
- Current Assignee Address: NL Amsterdam
- Agency: Seed IP Law Group PLLC
- Priority: IN2506DEL2012 20120810
- Main IPC: G11C29/00
- IPC: G11C29/00 ; G11C29/08 ; G11C29/04

Abstract:
An embodiment of a manager includes at least one input node configured to receive information regarding a region of an integrated circuit, and a determiner configured to determine, in response to the information, a likelihood that the region will cause an error. For example, the region may include a memory, and contents of the memory may be transferred to another, more reliable memory, if the likelihood that the memory will cause an error in the data that it stores equals or exceeds a likelihood threshold.
Public/Granted literature
- US20140047285A1 MEMORY MANAGER Public/Granted day:2014-02-13
Information query