-
公开(公告)号:US09142322B2
公开(公告)日:2015-09-22
申请号:US13964299
申请日:2013-08-12
Applicant: STMicroelectronics International N.V.
Inventor: Deepak Baranwal , Digvijay Pratap Singh , Kaushik Saha
CPC classification number: G11C29/08 , G11C29/04 , G11C29/76 , G11C2029/0409
Abstract: An embodiment of a manager includes at least one input node configured to receive information regarding a region of an integrated circuit, and a determiner configured to determine, in response to the information, a likelihood that the region will cause an error. For example, the region may include a memory, and contents of the memory may be transferred to another, more reliable memory, if the likelihood that the memory will cause an error in the data that it stores equals or exceeds a likelihood threshold.
Abstract translation: 管理器的实施例包括被配置为接收关于集成电路的区域的信息的至少一个输入节点,以及被配置为响应于该信息确定该区域将导致错误的可能性的确定器。 例如,如果存储器将导致其存储的数据中的错误等于或超过似然阈值的可能性,则该区域可以包括存储器,并且存储器的内容可以被传送到另一个更可靠的存储器。
-
公开(公告)号:US11749367B2
公开(公告)日:2023-09-05
申请号:US17567481
申请日:2022-01-03
Applicant: STMicroelectronics International N.V.
Inventor: Vivek Mohan Sharma , Deepak Baranwal , Nicolas Bernard Grossier , Samiksha Agarwal
CPC classification number: G11C29/10 , G06F13/1605 , G06F13/1689 , G11C29/42 , G11C29/44 , G11C2029/4402
Abstract: In an embodiment, a method includes: receiving, with a first buffer of a first error compactor unit (ECU), a first error packet associated with a first circuit; receiving, with the first buffer, a second error packet associated with a second circuit; transmitting a first reading request for reading the first error packet; receiving the first reading request with an arbiter of an error aggregator unit (EAU) of a central error management circuit; in response to receiving the first reading request, reading the first error packet from the first buffer, transmitting the first error packet to a controller of the central error management circuit, and transmitting a first acknowledgement to the first ECU; receiving the first acknowledgement with the first ECU; and in response to receiving the first acknowledgement, transmitting a second reading request for reading the second error packet.
-
公开(公告)号:US11217323B1
公开(公告)日:2022-01-04
申请号:US17010272
申请日:2020-09-02
Applicant: STMicroelectronics International N.V.
Inventor: Vivek Mohan Sharma , Deepak Baranwal , Nicolas Bernard Grossier , Samiksha Agarwal
Abstract: In an embodiment, a method includes: receiving, with a first buffer of a first error compactor unit (ECU), a first memory error packet associated with a first memory; receiving, with the first buffer, a second memory error packet associated with a second memory; transmitting a first reading request for reading the first memory error packet; receiving the first reading request with an arbiter of an error aggregator unit (EAU) of a central memory error management unit (MEMU); in response to receiving the first reading request, reading the first memory error packet from the first buffer, transmitting the first memory error packet to a controller of the central MEMU, and transmitting a first acknowledgement to the first ECU; receiving the first acknowledgement with the first ECU; and in response to receiving the first acknowledgement, transmitting a second reading request for reading the second memory error packet.
-
公开(公告)号:US20220122682A1
公开(公告)日:2022-04-21
申请号:US17567481
申请日:2022-01-03
Applicant: STMicroelectronics International N.V.
Inventor: Vivek Mohan Sharma , Deepak Baranwal , Nicolas Bernard Grossier , Samiksha Agarwal
Abstract: In an embodiment, a method includes: receiving, with a first buffer of a first error compactor unit (ECU), a first error packet associated with a first circuit; receiving, with the first buffer, a second error packet associated with a second circuit; transmitting a first reading request for reading the first error packet; receiving the first reading request with an arbiter of an error aggregator unit (EAU) of a central error management circuit; in response to receiving the first reading request, reading the first error packet from the first buffer, transmitting the first error packet to a controller of the central error management circuit, and transmitting a first acknowledgement to the first ECU; receiving the first acknowledgement with the first ECU; and in response to receiving the first acknowledgement, transmitting a second reading request for reading the second error packet.
-
5.
公开(公告)号:US20150268133A1
公开(公告)日:2015-09-24
申请号:US14218482
申请日:2014-03-18
Inventor: Om Ranjan , Giampiero Borgonovo , Deepak Baranwal
IPC: G01M99/00
CPC classification number: G06F11/0736 , G05B19/0428 , G05B23/0254 , G05B2219/2637 , G06F11/2205 , G06F11/3013
Abstract: A safety system monitors faults in an embedded control system. The embedded control system is modeled to produce one or more model check values by calculating how many clock cycles will pass between an initialization time point and at least one event time point for a specific event. The initialization time point is a certain point in an initialization function of a scheduler in the embedded control system. The at least one event time point is an expected number of clock cycles to pass before a specific event occurs. In operation, the embedded control system is initialized, a current clock cycle counter value is retrieved at a certain point in the initialization, and either an occurrence or an absence of an occurrence of a scheduled event is recognized. A current clock cycle value is recorded upon the recognition, and a mathematic check value is produced from the clock cycle value stored at the certain point in the initialization and the clock cycle value recorded upon the recognition. Subsequently, the model check value is compared to the mathematic check value, and action is taken based on the comparison.
Abstract translation: 安全系统监控嵌入式控制系统中的故障。 嵌入式控制系统被建模为通过计算在特定事件的初始化时间点和至少一个事件时间点之间经过多少个时钟周期来产生一个或多个模型检查值。 初始化时间点是嵌入式控制系统中的调度器的初始化功能中的某一点。 至少一个事件时间点是在特定事件发生之前要通过的期望数量的时钟周期。 在操作中,初始化嵌入式控制系统,在初始化中的某一点检索当前的时钟周期计数器值,并且识别调度事件的发生或不存在。 在识别时记录当前时钟周期值,并且从存储在初始化中的某一点的时钟周期值和在识别时记录的时钟周期值产生数学校验值。 随后,将模型检查值与数学检查值进行比较,并根据比较进行动作。
-
公开(公告)号:US12118376B2
公开(公告)日:2024-10-15
申请号:US17235206
申请日:2021-04-20
Inventor: Deepak Baranwal , Amritanshu Anand , Roberto Colombo , Boris Vittorelli
CPC classification number: G06F9/45558 , G06F9/455 , G06F9/45533 , G06F9/48 , G06F9/4812 , G06F9/4843 , G06F9/485 , G06F9/4856 , G06F9/4881 , G06F9/50 , G06F9/5083 , G06F9/5088 , G06F2009/4557 , G06F2009/45575
Abstract: Disclosed herein is hardware for easing the process of changing the execution mode of a virtual machine and its associated resources. By adopting the hardware, it is possible to trigger a change in the execution mode in an automatic way, without software intervention, and without interfering with the execution of other virtual machines. In addition, in case an error has occurred for a virtual machine and it is detected, the hardware can be used to disable the resources associated with that virtual machine and generate notification of the completion this operation to other hardware, which will complete the reset of the virtual machine. By adopting the hardware, the execution mode change is simplified and offers configurability and flexibility for a system running multiple virtual machines.
-
公开(公告)号:US11360143B2
公开(公告)日:2022-06-14
申请号:US17083876
申请日:2020-10-29
Applicant: STMicroelectronics International N.V. , STMicroelectronics Application GmbH , STMicroelectronics S.r.l.
Inventor: Avneep Kumar Goyal , Deepak Baranwal , Thomas Szurmant , Nicolas Bernard Grossier
IPC: G01R31/317 , G01R31/3185 , G01R31/3193 , G06F11/34 , G01R31/319 , G06F11/36
Abstract: A testing tool includes a clock generation circuit generating a test clock and outputting the test clock via a test clock output pad, data processing circuitry clocked by the test clock, and data output circuitry receiving data output from the data processing circuitry and outputting the data via an input/output (IO) pad, the data output circuitry being clocked by the test clock. The testing tool also includes a programmable delay circuit generating a delayed version of the test clock, and data input circuitry receiving data input via the IO pad, the data input circuitry clocked by the delayed version of the test clock. The delayed version of the test clock is delayed to compensate for delay between transmission of a pulse of the test clock via the test clock output pad to an external computer and receipt of the data input from the external computer via the IO pad.
-
8.
公开(公告)号:US09558052B2
公开(公告)日:2017-01-31
申请号:US14218482
申请日:2014-03-18
Inventor: Om Ranjan , Giampiero Borgonovo , Deepak Baranwal
CPC classification number: G06F11/0736 , G05B19/0428 , G05B23/0254 , G05B2219/2637 , G06F11/2205 , G06F11/3013
Abstract: A safety system monitors faults in an embedded control system. The embedded control system is modeled to produce one or more model check values by calculating how many clock cycles will pass between an initialization time point and at least one event time point for a specific event. The initialization time point is a certain point in an initialization function of a scheduler in the embedded control system. The at least one event time point is an expected number of clock cycles to pass before a specific event occurs. In operation, the embedded control system is initialized, a current clock cycle counter value is retrieved at a certain point in the initialization, and either an occurrence or an absence of an occurrence of a scheduled event is recognized. A current clock cycle value is recorded upon the recognition, and a mathematic check value is produced from the clock cycle value stored at the certain point in the initialization and the clock cycle value recorded upon the recognition. Subsequently, the model check value is compared to the mathematic check value, and action is taken based on the comparison.
Abstract translation: 安全系统监控嵌入式控制系统中的故障。 嵌入式控制系统被建模为通过计算在特定事件的初始化时间点和至少一个事件时间点之间经过多少个时钟周期来产生一个或多个模型检查值。 初始化时间点是嵌入式控制系统中的调度器的初始化功能中的某一点。 至少一个事件时间点是在特定事件发生之前要通过的期望数量的时钟周期。 在操作中,初始化嵌入式控制系统,在初始化中的某一点检索当前的时钟周期计数器值,并且识别调度事件的发生或不存在。 在识别时记录当前时钟周期值,并且从存储在初始化中的某一点的时钟周期值和在识别时记录的时钟周期值产生数学校验值。 随后,将模型检查值与数学检查值进行比较,并根据比较进行动作。
-
-
-
-
-
-
-