Invention Grant
- Patent Title: Wear leveling for erasable memories
- Patent Title (中): 可擦写记忆的磨损均衡
-
Application No.: US14350558Application Date: 2014-04-08
-
Publication No.: US09189390B2Publication Date: 2015-11-17
- Inventor: Massimo Iaculo , Ornella Vitale , Antonino Pollio
- Applicant: Micron Technology, Inc.
- Applicant Address: US ID Boise
- Assignee: Micron Technology, Inc.
- Current Assignee: Micron Technology, Inc.
- Current Assignee Address: US ID Boise
- Agency: Dorsey & Whitney LLP
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F12/02 ; G11C16/34
Abstract:
In accordance with some embodiments, wear leveling may be done based on the difference in age of discarded blocks and engaged blocks. Data is moved to an older discarded block from a younger engaged block. Two wear leveling bits may be used for each logical block, such that the wear leveling bits are used in alternating cycles.
Public/Granted literature
- US20140351493A1 WEAR LEVELING FOR ERASABLE MEMORIES Public/Granted day:2014-11-27
Information query
