Invention Grant
- Patent Title: Semiconductor device including gate electrode for applying tensile stress to silicon substrate, and method of manufacturing the same
- Patent Title (中): 包括用于向硅衬底施加拉伸应力的栅电极的半导体器件及其制造方法
-
Application No.: US14325570Application Date: 2014-07-08
-
Publication No.: US09209191B2Publication Date: 2015-12-08
- Inventor: Hirokazu Sayama , Kazunobu Ohta , Hidekazu Oda , Kouhei Sugihara
- Applicant: Renesas Electronics Corporation
- Applicant Address: JP Kawasaki-shi
- Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee: RENESAS ELECTRONICS CORPORATION
- Current Assignee Address: JP Kawasaki-shi
- Agency: Oblon, McClelland, Maier & Neustadt, L.L.P.
- Priority: JP2002-336669 20021120
- Main IPC: H01L21/44
- IPC: H01L21/44 ; H01L27/108 ; H01L21/265 ; H01L21/3215 ; H01L21/8238 ; H01L29/78 ; H01L21/8234 ; H01L27/11 ; H01L29/66

Abstract:
A gate insulating film and a gate electrode of non-single crystalline silicon for forming an nMOS transistor are provided on a silicon substrate. Using the gate electrode as a mask, n-type dopants having a relatively large mass number (70 or more) such as As ions or Sb ions are implanted, to form a source/drain region of the nMOS transistor, whereby the gate electrode is amorphized. Subsequently, a silicon oxide film is provided to cover the gate electrode, at a temperature which is less than the one at which recrystallization of the gate electrode occurs. Thereafter, thermal processing is performed at a temperature of about 1000° C., whereby high compressive residual stress is exerted on the gate electrode, and high tensile stress is applied to a channel region under the gate electrode. As a result, carrier mobility of the nMOS transistor is enhanced.
Public/Granted literature
Information query
IPC分类: