Invention Grant
- Patent Title: Hard mask for source/drain epitaxy control
- Patent Title (中): 用于源极/漏极外延控制的硬掩模
-
Application No.: US13960517Application Date: 2013-08-06
-
Publication No.: US09224657B2Publication Date: 2015-12-29
- Inventor: David Gerald Farber , Tom Lii , Brian K. Kirkpatrick
- Applicant: Texas Instruments Incorporated
- Applicant Address: US TX Dallas
- Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee: TEXAS INSTRUMENTS INCORPORATED
- Current Assignee Address: US TX Dallas
- Agent Jacqueline J. Garner; Frank D. Cimino
- Main IPC: H01L21/8238
- IPC: H01L21/8238

Abstract:
An integrated circuit is formed to include a first polarity MOS transistor and a second, opposite, polarity MOS transistor. A hard mask of silicon-doped boron nitride (SixBN) with 1 atomic percent to 30 atomic percent silicon is formed over the first polarity MOS transistor and the second polarity MOS transistor. The hard mask is removed from source/drain regions of the first polarity MOS transistor and left in place over the second polarity MOS transistor. Semiconductor material is epitaxially grown at the source/drain regions of the first polarity MOS transistor while the hard mask is in place. Subsequently, the hard mask is removed from the second polarity MOS transistor.
Public/Granted literature
- US20150044830A1 HARD MASK FOR SOURCE/DRAIN EPITAXY CONTROL Public/Granted day:2015-02-12
Information query
IPC分类: