Invention Grant
US09244747B2 System and method for providing dynamic clock and voltage scaling (DCVS) aware interprocessor communication 有权
提供动态时钟和电压缩放(DCVS)的处理器间通信的系统和方法

System and method for providing dynamic clock and voltage scaling (DCVS) aware interprocessor communication
Abstract:
Systems and methods that allow for Dynamic Clock and Voltage Scaling (DCVS) aware interprocessor communications among processors such as those used in or with a portable computing device (“PCD”) are presented. During operation of the PCD at least one data packet is received at a first processing component. Additionally, the first processing component also receives workload information about a second processing component operating under dynamic clock and voltage scaling (DCVS). A determination is made, based at least in part on the received workload information, whether to send the at least one data packet from the first processing component to the second processing component or to a buffer, providing a cost effective ability to reduce power consumption and improved battery life in PCDs with multi-cores or multi-CPUs implementing DCVS algorithms or logic.
Information query
Patent Agency Ranking
0/0