Invention Grant
US09311977B2 Event controlled decoding circuit 有权
事件控制解码电路

Event controlled decoding circuit
Abstract:
A waveform generator circuit includes a memory with address locations storing output waveform defining data bits. An address counter generates an address for sequentially addressing the address locations in the memory. The memory responds by sequentially outputting the output waveform defining data bits at the addressed locations. An output circuit receives the waveform defining data bits output from the memory and operates to generate an output signal waveform having logic state values dependent on the sequentially output waveform defining data bits.
Public/Granted literature
Information query
Patent Agency Ranking
0/0