Invention Grant
US09335368B1 Method and apparatus for quantifying defects due to through silicon VIAs in integrated circuits 有权
用于量化集成电路中通过硅VIA的缺陷的方法和装置

Method and apparatus for quantifying defects due to through silicon VIAs in integrated circuits
Abstract:
A device and method to control the heating of an IC chip in a wafer form for measuring various parameters associated therewith are provided. Embodiments include a device having a silicon layer with an upper surface, and on a plastic carrier; a plurality of devices in the silicon layer and electrically coupled through the upper surface to a test control system; a through silicon via (TSV) extending into the silicon layer; and a parallel heating structure adjacent to the plurality of devices electrically coupled to the test control system.
Information query
Patent Agency Ranking
0/0