Invention Grant
- Patent Title: Method for fabricating transistor with thinned channel
-
Application No.: US12949696Application Date: 2010-11-18
-
Publication No.: US09337307B2Publication Date: 2016-05-10
- Inventor: Justin K. Brask , Robert S. Chau , Suman Datta , Mark L. Doczy , Brian S. Doyle , Jack T. Kavalieros , Amlan Majumdar , Matthew V. Metz , Marko Radosavljevic
- Applicant: Justin K. Brask , Robert S. Chau , Suman Datta , Mark L. Doczy , Brian S. Doyle , Jack T. Kavalieros , Amlan Majumdar , Matthew V. Metz , Marko Radosavljevic
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Green, Howard & Mughal LLP
- Main IPC: H01L29/66
- IPC: H01L29/66 ; H01L29/423 ; H01L29/78
Abstract:
A method of fabricating a MOS transistor having a thinned channel region is described. The channel region is etched following removal of a dummy gate. The source and drain regions have relatively low resistance with the process.
Public/Granted literature
- US20110062520A1 METHOD FOR FABRICATING TRANSISTOR WITH THINNED CHANNEL Public/Granted day:2011-03-17
Information query
IPC分类:
