Invention Grant
US09383794B2 Integrated circuit with multi-voltage input/output (I/O) cells
有权
具有多电压输入/输出(I / O)单元的集成电路
- Patent Title: Integrated circuit with multi-voltage input/output (I/O) cells
- Patent Title (中): 具有多电压输入/输出(I / O)单元的集成电路
-
Application No.: US14568074Application Date: 2014-12-11
-
Publication No.: US09383794B2Publication Date: 2016-07-05
- Inventor: Amit Aggarwal , Rohit Gupta , Ashish Malhotra , Andrey Malkov , Evgeny A. Shevchenko
- Applicant: Amit Aggarwal , Rohit Gupta , Ashish Malhotra , Andrey Malkov , Evgeny A. Shevchenko
- Applicant Address: US TX Austin
- Assignee: FREESCALE SEMICONDUCTOR, INC.
- Current Assignee: FREESCALE SEMICONDUCTOR, INC.
- Current Assignee Address: US TX Austin
- Agent Charles E. Bergere
- Priority: RU2014123802 20140611
- Main IPC: G06F1/26
- IPC: G06F1/26 ; G06F1/28

Abstract:
An integrated circuit (IC) includes a first I/O cell, a logic cell, a trigger signal generation circuit, and a second I/O cell having a voltage selection pin. I/O interfaces of the first I/O cell receive first and second supply voltages, respectively, and I/O interfaces of the second I/O cell receive third and fourth supply voltages, respectively. The first I/O cell generates a first trigger signal when the first supply voltage reaches a first predetermined voltage. The logic cell receives the first trigger signal and generates a safe-state signal. The trigger signal generation circuit generates a second trigger signal when the third supply voltage reaches a second predetermined voltage. The voltage selection pin receives the safe-state signal and the second trigger signal and sets the second I/O cell in a safe-state mode, which protects the second I/O cell from over voltage damage.
Public/Granted literature
- US20150362970A1 INTEGRATED CIRCUIT WITH MULTI-VOLTAGE INPUT/OUTPUT (I/O) CELLS Public/Granted day:2015-12-17
Information query