Invention Grant
US09443944B2 Integrated circuits with middle of line capacitance reduction in self-aligned contact process flow and fabrication methods 有权
具有自对准接触工艺流程和制造方法中线路电容降低的集成电路

Integrated circuits with middle of line capacitance reduction in self-aligned contact process flow and fabrication methods
Abstract:
Devices and methods for forming semiconductor devices with middle of line capacitance reduction in self-aligned contact process flow and fabrication are provided. One method includes, for instance: obtaining a wafer with at least one source, drain, and gate; forming a first contact region over the at least one source and a second contact region over the at least one drain; and forming at least one first and second small contact over the first and second contact regions. One intermediate semiconductor device includes, for instance: a wafer with a gate, source region, and drain region; at least one first contact region positioned over a portion of the source; at least one second contact region positioned over a portion of the drain; at least one first small contact positioned above the first contact region; and at least one second small contact positioned above the second contact region.
Information query
Patent Agency Ranking
0/0