Invention Grant
- Patent Title: Maintaining processor resources during architectural events
-
Application No.: US14858835Application Date: 2015-09-18
-
Publication No.: US09507730B2Publication Date: 2016-11-29
- Inventor: Jason W. Brandt , Sanjoy K. Mondal , Richard A. Uhlig , Gilbert Neiger , Robert T. George
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agent Thomas R. Lane
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F13/00 ; G06F12/10 ; G06F9/48 ; G06F9/455 ; G06F12/02 ; G06F12/12
Abstract:
In one embodiment of the present invention, a method includes switching between a first address space and a second address space, determining if the second address space exists in a list of address spaces; and maintaining entries of the first address space in a translation buffer after the switching. In such manner, overhead associated with such a context switch may be reduced.
Public/Granted literature
- US20160011986A1 MAINTAINING PROCESSOR RESOURCES DURING ARCHITECTURAL EVENTS Public/Granted day:2016-01-14
Information query
