Invention Grant
US09524264B2 Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media
有权
使用共享总线系统中的异步主设备参考时钟以及相关方法,设备和计算机可读介质来生成组合总线时钟信号
- Patent Title: Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media
- Patent Title (中): 使用共享总线系统中的异步主设备参考时钟以及相关方法,设备和计算机可读介质来生成组合总线时钟信号
-
Application No.: US14316026Application Date: 2014-06-26
-
Publication No.: US09524264B2Publication Date: 2016-12-20
- Inventor: Yossi Amon , David Asher Friedman , Ben Levin , Sharon Graif
- Applicant: QUALCOMM Incorporated
- Applicant Address: US CA San Diego
- Assignee: QUALCOMM Incorporated
- Current Assignee: QUALCOMM Incorporated
- Current Assignee Address: US CA San Diego
- Agency: Withrow & Terranova, PLLC
- Main IPC: G06F13/36
- IPC: G06F13/36 ; G06F13/42 ; G06F13/364

Abstract:
Generating combined bus clock signals using asynchronous master device reference clocks in shared bus systems, and related methods, devices, and computer-readable media are disclosed. In one aspect, a method for generating combined bus clock signals comprises detecting a start event by each master device of multiple master devices communicatively coupled to a shared clock line of a shared bus. Each master device samples a plurality of shared clock line values of the shared clock line at a corresponding plurality of transitions of a reference clock signal for the master device. Each master device determines whether the plurality of shared clock line values is identical. If the shared clock line values are identical, each master device drives a shared clock line drive value inverse to the plurality of shared clock line values to the shared clock line at a next transition of the reference clock signal for the master device.
Public/Granted literature
Information query