Semiconductor device with a P-N junction for reduced charge leakage and method of manufacturing the same
Abstract:
Provided are improved semiconductor memory devices and methods for manufacturing such semiconductor memory devices. A method may incorporate the formation of a p-n junction in a conductive layer. The method may allow for the production of semiconductor memory devices of reduced size.
Information query
Patent Agency Ranking
0/0