Invention Grant
- Patent Title: Under voltage detection and performance throttling
-
Application No.: US14673326Application Date: 2015-03-30
-
Publication No.: US09658634B2Publication Date: 2017-05-23
- Inventor: Brijesh Tripathi , Eric G. Smith , Erik P. Machnicki , Jung Wook Cho , Khaled M. Alashmouny , Kiran B. Kattel , Vijay M. Bettada , Bo Yang , Wenlong Wei
- Applicant: Apple Inc.
- Applicant Address: US CA Cupertino
- Assignee: Apple Inc.
- Current Assignee: Apple Inc.
- Current Assignee Address: US CA Cupertino
- Agency: Meyertons, Hood, Kivlin, Kowert & Goetzel, P.C.
- Agent Erik A. Heter
- Main IPC: G06F1/00
- IPC: G06F1/00 ; G05F3/02 ; G06F1/32

Abstract:
An under voltage detection circuit and method of operating an IC including the same is disclosed. In one embodiment, an IC includes an under voltage protection circuit having first and second comparators configured to compare a supply voltage to first and second voltage thresholds, respectively, with the second voltage threshold being greater than the first. A logic circuit is coupled to receive signals from the first and second comparators. During operation in a high performance state by a corresponding functional circuit, the logic circuit is configured to cause assertion of a throttling signal responsive to an indication that the supply voltage has fallen below the first threshold. A clock signal provided to the functional circuit may be throttled responsive to the indication. If the supply voltage subsequently rises to a level above the second threshold, the throttling signal may be de-asserted.
Public/Granted literature
- US20160291625A1 Under Voltage Detection and Performance Throttling Public/Granted day:2016-10-06
Information query