Leakage testing of integrated circuits using a logarithmic transducer and a voltmeter
Abstract:
A test configuration for testing a leakage current of a device under test (DUT) of an integrated circuit is provided including a logarithmic transducer electrically connected to the DUT and a voltmeter electrically connected to the logarithmic transducer.
Public/Granted literature
Information query
Patent Agency Ranking
0/0