发明授权
- 专利标题: Method for manufacturing a semiconductor device with increased breakdown voltage
-
申请号: US15000786申请日: 2016-01-19
-
公开(公告)号: US09812554B2公开(公告)日: 2017-11-07
- 发明人: Tomoyuki Sakuma , Shinya Sato , Noboru Yokoyama , Akihiro Shimada
- 申请人: Kabushiki Kaisha Toshiba
- 申请人地址: JP Tokyo
- 专利权人: Kabushiki Kaisha Toshiba
- 当前专利权人: Kabushiki Kaisha Toshiba
- 当前专利权人地址: JP Tokyo
- 代理机构: White & Case LLP
- 优先权: JP2015-173209 20150902
- 主分类号: H01L29/66
- IPC分类号: H01L29/66 ; H01L29/06 ; H01L21/266 ; H01L21/3065 ; H01L29/423
摘要:
According to one embodiment, a method for manufacturing a semiconductor device comprises making a first opening, ion-implanting an impurity of a second conductivity type, and forming a third semiconductor layer of the second conductivity type. The first opening is made in a second semiconductor layer. The second semiconductor layer is provided on a first semiconductor layer. The first opening extends in a second direction. A dimension in a third direction of an upper part of the first opening is longer than a dimension in the third direction of a lower part of the first opening. The third direction is perpendicular to the first direction and the second direction. The impurity of the second conductivity type is ion-implanted into a side surface of the lower part of the first opening. The third semiconductor layer of the second conductivity type is formed in an interior of the first opening.
公开/授权文献
- US20170062585A1 METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE 公开/授权日:2017-03-02
信息查询
IPC分类: