Invention Grant
- Patent Title: Scan chain circuit supporting logic self test pattern injection during run time
-
Application No.: US15071342Application Date: 2016-03-16
-
Publication No.: US09897653B2Publication Date: 2018-02-20
- Inventor: Bruno Fel
- Applicant: STMicroelectronics (Grenoble 2) SAS
- Applicant Address: FR Grenoble
- Assignee: STMicroelectronics (Grenoble 2) SAS
- Current Assignee: STMicroelectronics (Grenoble 2) SAS
- Current Assignee Address: FR Grenoble
- Agency: Gardere Wynne Sewell LLP
- Main IPC: G01R31/28
- IPC: G01R31/28 ; G01R31/3177

Abstract:
A scan chain for testing a combinatorial logic circuit includes a first scan chain path of flip-flops connected to the combinatorial logic circuit for functional mode operation during runtime of the combinatorial logic circuit. A second scan chain path of flip-flops is also connected to the combinatorial logic circuit and supports both a shift mode and a capture mode. The second scan chain path operates in shift mode while the first scan chain path is connected to the combinatorial logic circuit for functional mode operation. The second scan chain is then connected to the combinatorial logic circuit when run time is interrupted and operates in capture mode to apply the test data to the combinatorial logic circuit.
Public/Granted literature
- US20170269156A1 SCAN CHAIN CIRCUIT SUPPORTING LOGIC SELF TEST PATTERN INJECTION DURING RUN TIME Public/Granted day:2017-09-21
Information query