- 专利标题: System and method for execution of application code compiled according to two instruction set architectures
-
申请号: US14777065申请日: 2014-12-09
-
公开(公告)号: US09910721B2公开(公告)日: 2018-03-06
- 发明人: Yong Wu , Xiao Dong Lin , Yihua Jin , Xueliang Zhong , Jianhui Li
- 申请人: Intel Corporation
- 申请人地址: US CA Santa Clara
- 专利权人: Intel Corporation
- 当前专利权人: Intel Corporation
- 当前专利权人地址: US CA Santa Clara
- 代理机构: Schwabe, Williamson & Wyatt, P.C.
- 国际申请: PCT/CN2014/093373 WO 20141209
- 国际公布: WO2016/090554 WO 20160616
- 主分类号: G06F3/00
- IPC分类号: G06F3/00 ; G06F9/44 ; G06F9/46 ; G06F13/00 ; G06F9/54 ; G06F9/45 ; G06F9/30 ; G06F9/455
摘要:
Methods, apparatuses and storage medium associated with execution of application code having multiple ISAs, are disclosed. In various embodiments, a runtime environment may execute application code having multiple instruction set architectures. The runtime environment may be configured to execute first code of the application code according to a first instruction set architecture, while also configured to execute second code of the application code according to a second instruction set architecture that extends the first instruction set architecture. Using gates, the runtime environment may be adapted to adapt an interaction from the first code to the second instruction set architecture and/or adapt an interaction from the second code to the first instruction set architecture and, subsequently, return to executing the application code according to the first instruction set architecture or the second instruction set architecture, respectively. Other embodiments may be disclosed or claimed.
公开/授权文献
信息查询