Techniques for entry to a lower power state for a memory device
Abstract:
Examples are given for techniques for entry to a lower power state for a memory device or die. The examples to include delaying transitions of the memory device or die from a first higher consuming power state to a second relatively lower power state using one or more programmable counters maintained at or with the memory device.
Public/Granted literature
Information query
Patent Agency Ranking
0/0