Termination schemes for multi-rank memory bus architectures
Abstract:
A multi-rank memory bus architecture is provided in which an active DRAM is unterminated and an inactive DRAM terminates to increase the data eye width at the active DRAM.
Public/Granted literature
Information query
Patent Agency Ranking
0/0