Invention Grant
- Patent Title: Maintaining processor resources during architectural events
-
Application No.: US15362820Application Date: 2016-11-29
-
Publication No.: US09996475B2Publication Date: 2018-06-12
- Inventor: Jason W. Brandt , Sanjoy K. Mondal , Richard A. Uhlig , Gilbert Neiger , Robert T. George
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Nicholson De Vos Webster & Elliott LLP
- Main IPC: G06F12/1036
- IPC: G06F12/1036 ; G06F12/1045 ; G06F12/0891 ; G06F12/0804 ; G06F12/123 ; G06F12/109 ; G06F9/455

Abstract:
In one embodiment of the present invention, a method includes switching between a first address space and a second address space, determining if the second address space exists in a list of address spaces; and maintaining entries of the first address space in a translation buffer after the switching. In such manner, overhead associated with such a context switch may be reduced.
Public/Granted literature
- US20170235678A1 MAINTAINING PROCESSOR RESOURCES DURING ARCHITECTURAL EVENTS Public/Granted day:2017-08-17
Information query
IPC分类: