再颁专利
USRE30087E Coherent sampled readout circuit and signal processor for a charge coupled device array 失效
用于电荷耦合器件阵列的相干采样读出电路和信号处理器

Coherent sampled readout circuit and signal processor for a charge
coupled device array
摘要:
A coherent sampled CMOS readout circuit and signal processor coupled to a CCD shift register operated by a two-phase minority carrier transfer clock system. The invention comprises a multiplex MIS switch, a reverse biased collection diode, an N channel MOSFET reset switch, a P channel MOSFET electrometer amplifier, and a sample and hold circuit, the configuration having four distinct operational timing subintervals within a clock period wherein the charge is shifted from one shift register bit to another and finally to the output bit. This removes the Nyquist noise associated with the reset switch, suppresses switching transients and 1/f surface noise to thereby improve the signal to noise ratio, i.e., dynamic range, for a CCD array and readout system.
公开/授权文献
信息查询
0/0