Invention Application
WO2008057717A3 METHOD FOR FABRICATING CLOSED VIAS IN A PRINTED CIRCUIT BOARD 审中-公开
在印刷电路板上制造封闭VIAS的方法

METHOD FOR FABRICATING CLOSED VIAS IN A PRINTED CIRCUIT BOARD
Abstract:
A method for forming closed vies In a mgtfflayßr printed circuit board. A dielectric layer Is laminated to one side of a central. core having a metal layer on each side. A second dielectric layer is laminated to the other side of the central core. Closed vtas In the central core have been formed by drilling partially through but not completely penetrating the central core, and then completing the via from the opposite side with a hole that Is much smaller In diameter to form a pathway that penetrates completely through the central core from one side to another. The via is then plated with metal to substantially close the smaller hols. Approximately one half of the closed vlas are situated such that the closed aperture faces one dielectric layer and a remainder of the dosed vias are situated such that the closed aperture faces the other dielectric layer.
Public/Granted literature
Patent Agency Ranking
0/0