Invention Application
WO2015109157A1 FINE PITCH BVA USING RECONSTITUTED WAFER FOR AREA ARRAY AT THE TOP FOR TESTING
审中-公开
使用重新计算的WAFER面板区域进行精细测量BVA
- Patent Title: FINE PITCH BVA USING RECONSTITUTED WAFER FOR AREA ARRAY AT THE TOP FOR TESTING
- Patent Title (中): 使用重新计算的WAFER面板区域进行精细测量BVA
-
Application No.: PCT/US2015/011715Application Date: 2015-01-16
-
Publication No.: WO2015109157A1Publication Date: 2015-07-23
- Inventor: KATKAR, Rajesh
- Applicant: INVENSAS CORPORATION
- Applicant Address: 3025 Orchard Parkway San Jose, CA 95134 US
- Assignee: INVENSAS CORPORATION
- Current Assignee: INVENSAS CORPORATION
- Current Assignee Address: 3025 Orchard Parkway San Jose, CA 95134 US
- Agency: LATTIN, Christopher, W.
- Priority: US14/157,790 20140117
- Main IPC: H01L23/498
- IPC: H01L23/498 ; H01L25/10 ; H01L21/48
Abstract:
A method for simultaneously making a plurality of microelectronic packages by forming an electrically conductive redistribution structure along with a plurality of microelectronic element attachment regions on a carrier. The attachment regions being spaced apart from one another and overlying the carrier. The method also including the formation of conductive connector elements between adjacent attachment regions. Each connector element having the first or second end adjacent the carrier and the remaining end at a height of the microelectronic element. The method also includes forming an encapsulation over portions of the connector elements and subsequently singulating the assembly, into microelectronic units, each including a microelectronic element. The surface of the microelectronic unit, opposite the redistribution structure, having both the active face of the microelectronic element and the free ends of the connector elements so that both are available for connection with a component external to the microelectronic unit.
Information query
IPC分类: