-
公开(公告)号:EP0309302A3
公开(公告)日:1990-09-26
申请号:EP88401830.0
申请日:1988-07-13
CPC分类号: G05B19/07 , G05B19/042 , G05B2219/21037 , G05B2219/21038 , G05B2219/24061 , G05B2219/25051 , G05B2219/25314 , G05B2219/25315 , G05B2219/25324 , G05B2219/25333 , G08C15/12 , H04L7/0008
摘要: A system for remotely controlling electrical devices includes a plurality of identical modules which can be made as multiple copies of an integrated circuit chip. Each chip includes logic for recognizing a code, the logic being programmable by EEPROMS so that each chip can be set to recognize and produce a unique address code. The modules can be connected to input or output devices, or both. All modules are interconnected by no more than four wires. A clock pulse source is connected to the system, the source being periodically interrupted to synchronize the system when the clock pulses restart.
-
公开(公告)号:EP0309302B1
公开(公告)日:1995-12-13
申请号:EP88401830.0
申请日:1988-07-13
CPC分类号: G05B19/07 , G05B19/042 , G05B2219/21037 , G05B2219/21038 , G05B2219/24061 , G05B2219/25051 , G05B2219/25314 , G05B2219/25315 , G05B2219/25324 , G05B2219/25333 , G08C15/12 , H04L7/0008
-
3.
公开(公告)号:EP0309302A2
公开(公告)日:1989-03-29
申请号:EP88401830.0
申请日:1988-07-13
CPC分类号: G05B19/07 , G05B19/042 , G05B2219/21037 , G05B2219/21038 , G05B2219/24061 , G05B2219/25051 , G05B2219/25314 , G05B2219/25315 , G05B2219/25324 , G05B2219/25333 , G08C15/12 , H04L7/0008
摘要: A system for remotely controlling electrical devices includes a plurality of identical modules which can be made as multiple copies of an integrated circuit chip. Each chip includes logic for recognizing a code, the logic being programmable by EEPROMS so that each chip can be set to recognize and produce a unique address code. The modules can be connected to input or output devices, or both. All modules are interconnected by no more than four wires. A clock pulse source is connected to the system, the source being periodically interrupted to synchronize the system when the clock pulses restart.
摘要翻译: 用于远程控制电气设备的系统包括可以制成集成电路芯片的多个副本的多个相同的模块。 每个芯片包括用于识别代码的逻辑,逻辑可由EEPROMS编程,使得每个芯片可被设置为识别并产生唯一的地址码。 模块可以连接到输入或输出设备,或两者。 所有模块通过不超过四根电线互连。 时钟脉冲源连接到系统,源被周期性中断,以在时钟脉冲重新启动时使系统同步。
-
-