-
公开(公告)号:EP0245884A2
公开(公告)日:1987-11-19
申请号:EP87200415.5
申请日:1987-03-06
IPC分类号: H03K19/177
CPC分类号: H03K3/037
摘要: A programmable array logic cell (60) including a sum-of- products array having a single OR gate (70) for providing a sum signal, and including an XOR gate (80) for combining the sum signal with a product signal provided by an AND gate (78) from selected array input and/or feedback signals. The product signal can be the previous state output signal Q for a JK flip flop configuration, or a forced high or low signal for other configurations for programmable output signal polarity.
摘要翻译: 一种可编程阵列逻辑单元(60),包括具有用于提供和信号的单或门(70)的积和积数组,并且包括用于将和信号与由 AND门(78)从选定的阵列输入和/或反馈信号。 产品信号可以是用于JK触发器配置的先前状态输出信号Q,或用于可编程输出信号极性的其他配置的强制高或低信号。
-
公开(公告)号:EP0245884B1
公开(公告)日:1994-02-02
申请号:EP87200415.5
申请日:1987-03-06
IPC分类号: H03K19/177
CPC分类号: H03K3/037
-