FET capacitance driver logic circuit
    1.
    发明公开
    FET capacitance driver logic circuit 失效
    Logische FET-Treiberschaltungfürkapazitive最后。

    公开(公告)号:EP0296508A2

    公开(公告)日:1988-12-28

    申请号:EP88109727.3

    申请日:1988-06-18

    申请人: HONEYWELL INC.

    IPC分类号: H03K19/017

    CPC分类号: H03K19/01707 H03K19/0013

    摘要: An improved FET capacitance driver logic circuit having an inverter feedback stage (22) connected from output to input of an output FET (23) allows the output FET to have a large capacitance charging current surge followed by a reduced conduction thereafter.

    摘要翻译: 具有从输出FET(23)的输出到输入端连接的反相器反馈级(22)的改进的FET电容驱动器逻辑电路允许输出FET具有大的电容充电电流浪涌,之后是减小的导通。

    High speed logic circuit
    2.
    发明公开
    High speed logic circuit 失效
    高速逻辑电路

    公开(公告)号:EP0337078A3

    公开(公告)日:1990-05-09

    申请号:EP89102647.8

    申请日:1989-02-16

    申请人: HONEYWELL INC.

    IPC分类号: H03K19/017

    CPC分类号: H03K19/0013 H03K19/01707

    摘要: An improved FET capacitance driver logic circuit has an inverter feedback stage (22) connected from the output to the input of an output FET (23) to allow the output FET to have a large capacitance charging current surge followed by a reduced conduction thereafter.

    FET capacitance driver logic circuit
    3.
    发明公开
    FET capacitance driver logic circuit 失效
    FET电容驱动逻辑电路

    公开(公告)号:EP0296508A3

    公开(公告)日:1989-07-12

    申请号:EP88109727.3

    申请日:1988-06-18

    申请人: HONEYWELL INC.

    IPC分类号: H03K19/017

    CPC分类号: H03K19/01707 H03K19/0013

    摘要: An improved FET capacitance driver logic circuit having an inverter feedback stage (22) connected from output to input of an output FET (23) allows the output FET to have a large capacitance charging current surge followed by a reduced conduction thereafter.

    High speed logic circuit
    4.
    发明公开
    High speed logic circuit 失效
    Logische Schaltung hoher Geschwindigkeit。

    公开(公告)号:EP0337078A2

    公开(公告)日:1989-10-18

    申请号:EP89102647.8

    申请日:1989-02-16

    申请人: HONEYWELL INC.

    IPC分类号: H03K19/017

    CPC分类号: H03K19/0013 H03K19/01707

    摘要: An improved FET capacitance driver logic circuit has an inverter feedback stage (22) connected from the output to the input of an output FET (23) to allow the output FET to have a large capacitance charging current surge followed by a reduced conduction thereafter.

    摘要翻译: 改进的FET电容驱动器逻辑电路具有从输出端连接到输出FET(23)的输入的反相器反馈级(22),以允许输出FET具有大的电容充电电流浪涌,之后是导通的减小的导通。