利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

4 条记录 (耗时 0.011 秒)

    MESSAGE PROCESSING METHOD AND APPARATUS, COMMUNICATION DEVICE, AND SWITCHING CIRCUIT
    1.
    发明公开
    MESSAGE PROCESSING METHOD AND APPARATUS, COMMUNICATION DEVICE, AND SWITCHING CIRCUIT 审中-公开

    公开(公告)号：EP3823228A1

    公开(公告)日：2021-05-19

    申请号：EP19848570.8

    申请日：2019-07-27

    申请人： HUAWEI TECHNOLOGIES CO., LTD.

    发明人： LI, Nan ,  HUANG, Chao ,  XIONG, Lixia

    IPC分类号： H04L12/835

    摘要： Embodiments of this application provide a packet processing method and apparatus, a communications device, and a switching circuit. The method includes: receiving, by a first device, a packet from a second device; determining, by the first device, a first queue buffer used to store the packet; determining, by the first device, a first upper limit value of the first queue buffer based on an available value of a first port buffer and an available value of a global buffer, where the global buffer includes at least one port buffer, the first port buffer is one of the at least one port buffer, the first port buffer includes at least one queue buffer, and the first queue buffer is one of the at least one queue buffer; and processing, by the first device, the packet based on the first upper limit value of the first queue buffer, an occupation value of the first queue buffer, and a size of the packet. In the embodiments of this application, differentiated packet discarding is implemented.

    P-SELECT N-PORT ROUND ROBIN ARBITER FOR SCHEDULING REQUESTS
    3.
    发明公开
    P-SELECT N-PORT ROUND ROBIN ARBITER FOR SCHEDULING REQUESTS 有权
    P-SELECT N-PORT ROUND ROBIN ARBITER ZUM EINTEILEN VON ANFORDERUNGEN

    公开(公告)号：EP3011706A1

    公开(公告)日：2016-04-27

    申请号：EP13733966.9

    申请日：2013-06-19

    申请人： Huawei Technologies Co., Ltd.

    发明人： SHACHAR, Yaron ,  PELEG, Yoav ,  TAL, Alex ,  XIONG, Lixia ,  LU, Yuchun ,  UMANSKY, Alex

    IPC分类号： H04L12/54 ,  H04L12/869 ,  G06F9/48

    CPC分类号： G06F9/4887 ,  G06F9/4881 ,  G06F9/546 ,  H04L49/00

    摘要： The invention relates to a scheduling device (200) for receiving a set of requests (202) and providing a set of grants (204) to the set of requests (202), the scheduling device (200) comprising: a lookup vector prepare unit (203) configured to provide a lookup vector prepared set of requests (208) depending on the set of requests (202) and a selection mask (210) and to provide a set of acknowledgements (212) to the set of requests (202); and a prefix forest unit (205) coupled to the lookup vector prepare unit (203), wherein the prefix forest unit (205) is configured to provide the set of grants (204) as a function of the lookup vector prepared set of requests (208) and to provide the selection mask (210) based on the set of grants (204).

    摘要翻译： 本发明涉及一种用于接收一组请求并向该组请求提供一组授权的调度装置，所述调度装置包括：查找向量准备单元，被配置为根据所述一组请求提供准备的请求集合的查找向量 请求和选择掩码，并向该组请求提供一组确认; 以及耦合到所述查找向量准备单元的前缀林单元，其中所述前缀林单元被配置为根据所述查询向量准备的请求集合来提供所述一组授权，并且基于所述一组授权来提供所述选择掩码。

    MEMORY AGGREGATION DEVICE
    4.
    发明公开
    MEMORY AGGREGATION DEVICE 审中-公开
    存储器汇集DEVICE

    公开(公告)号：EP3011427A1

    公开(公告)日：2016-04-27

    申请号：EP13733967.7

    申请日：2013-06-19

    申请人： Huawei Technologies Co., Ltd.

    发明人： SHACHAR, Yaron ,  PELEG, Yoav ,  TAL, Alex ,  UMANSKY, Alex ,  ZEMACH, Rami ,  XIONG, Lixia ,  LU, Yuchun

    IPC分类号： G06F5/06

    CPC分类号： G06F13/37 ,  G06F5/065 ,  G06F13/1673 ,  G06F13/4234

    摘要： The invention relates to a memory aggregation device for storing a set of input data streams and retrieving data to a set of output data streams, the memory aggregation device comprising: a set of first-in first-out (FIFO) memories each comprising an input and an output; an input interconnector configured to interconnect each one of the set of input data streams to each input of the set of FIFO memories according to an input interconnection matrix; an output interconnector configured to interconnect each output of the set of FIFO memories to each one of the set of output data streams according to an output interconnection matrix; an input selector; an output selector; and a memory controller.