-
公开(公告)号:EP3185462B1
公开(公告)日:2019-07-03
申请号:EP16833401.9
申请日:2016-07-26
-
公开(公告)号:EP3185462A1
公开(公告)日:2017-06-28
申请号:EP16833401.9
申请日:2016-07-26
CPC分类号: H04L9/0631 , G06F7/76 , G06F9/30101 , H04L9/06 , H04L2209/12
摘要: The invention relates to the field of computer engineering and cryptography and, in particular, to methods for implementing linear transformations which operate with a specified speed and require minimum amount of memory, for further usage in devices for cryptographic protection of data.
The technical result relates to enabling to select inter-related parameters (performance and required amount of memory) for a particular computing system when implementing a high-dimensional linear transformation.
The use of the present method allows to reduce the amount of consumed memory at a given word size of processors employed.
To this end, based on a specified linear transformation, a modified linear shift register of Galois-type or Fibonacci-type is generated according to the rules provided in the disclosed method, and the usage thereof enables to obtain the indicated technical result.摘要翻译: 本发明涉及计算机工程和密码学领域,并且特别涉及用于实现线性变换的方法,所述线性变换以指定的速度运行并且需要最小量的存储器,用于设备中用于数据的密码保护的进一步使用。 技术结果涉及在实现高维线性变换时能够为特定计算系统选择相关参数(性能和所需的存储量)。 本方法的使用允许在所使用的处理器的给定字长下减少消耗的存储量。 为此,基于指定的线性变换,根据所公开的方法中提供的规则生成伽罗瓦型或斐波那契型的修改的线性移位寄存器,并且其用途能够获得指示的技术结果。
-