利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

12 条记录 (耗时 0.011 秒)

    Method and system for real-time scheduling
    2.
    发明公开
    Method and system for real-time scheduling 审中-公开
    方法和系统实时调度

    公开(公告)号：EP1519269A3

    公开(公告)日：2006-08-23

    申请号：EP04021572.5

    申请日：2004-09-10

    申请人： KABUSHIKI KAISHA TOSHIBA

    发明人： Kanai, Tatsunori ,  Maeda, Seiji ,  Yano, Hirokuni ,  Yoshii, Kenichiro

    IPC分类号： G06F9/46

    CPC分类号： G06F9/4881

    摘要： An information processing system performs a plurality of tasks within a specific time interval. The system includes a bus (13), a plurality of processors (12) which transfer data via the bus (13), and a unit for performing a scheduling operation of determining execution start timing of each of the tasks and at least one of the processors (12) which executes the tasks, based on cost information concerning a time required to perform each of the tasks and bandwidth information concerning a data transfer bandwidth required by each of the tasks, to perform the tasks within the specific time interval without overlapping execution terms of at least two tasks of the tasks, the two tasks requiring data transfer bandwidths not less than those of the others of the tasks.

    Method of updating contents of a multibit flash memory
    4.
    发明公开
    Method of updating contents of a multibit flash memory 审中-公开
    更新多位闪存内容的方法

    公开(公告)号：EP2309517A1

    公开(公告)日：2011-04-13

    申请号：EP10190625.3

    申请日：2009-09-07

    申请人： Kabushiki Kaisha Toshiba

    发明人： Kanno, Shinichi ,  Asano, Shigehiro ,  Kitsunai, Kazuya ,  Yano, Hirokuni ,  Hida, Toshikatsu

    IPC分类号： G11C16/10 ,  G11C11/56 ,  G06F12/02

    CPC分类号： G11C16/10 ,  G11C11/5628 ,  G11C16/105 ,  G11C2216/14

    摘要： A multibit NAND Flash memory (1) includes a first storage unit (9) having a plurality of first blocks as data write regions; an instructing unit (13) that issues a write instruction of writing data into the first blocks; a converting unit (14) that converts an external address of input data to a memory position in the first block with reference to a conversion table in which external addresses of the data are associated with the memory positions of the data in the first blocks; and a judging unit (15) that judges whether at least one of the first blocks does not store valid data, wherein the instructing unit (13) issues the write instruction of writing the data into a first block in which the largest amount of data is written, among the first blocks storing no valid data, when such first blocks exist.

    摘要翻译： 多位NAND闪存（1）包括具有多个第一块作为数据写入区的第一存储单元（9） 指令单元（13），其发出将数据写入第一块的写入指令; 转换单元（14），其参考转换表将输入数据的外部地址转换为第一块中的存储器位置，在转换表中，数据的外部地址与第一块中的数据的存储器位置相关联; 和一个判断单元（15），其判断所述第一块中的至少一个是否没有存储有效数据，其中，所述指示单元（13）发出将数据写入其中的数据量最大是第一块的写入指令 写在存储无效数据的第一块中，当存在这样的第一块时。

    Scheme for systematically registering meta-data with respect to various types of data
    5.
    发明公开
    Scheme for systematically registering meta-data with respect to various types of data 审中-公开
    相对于各种数据类型元数据的系统登记的方法

    公开(公告)号：EP1039398A2

    公开(公告)日：2000-09-27

    申请号：EP00302367.8

    申请日：2000-03-23

    申请人： KABUSHIKI KAISHA TOSHIBA

    发明人： Kanai, Tatsunori ,  Kizu, Toshiki ,  Maeda, Seiji ,  Yokokawa, Takeshi ,  Yao, Hiroshi ,  Tori, Osamu ,  Yano, Hirokuni ,  Tanaka, Hisako

    IPC分类号： G06F17/30

    CPC分类号： G06F17/30038 ,  G06F17/30017 ,  Y10S707/99943

    摘要： A scheme for systematically registering meta-data with respect to various types of individual data so as to enable sophisticated retrieval or application program construction assistance utilizing the meta-data in a data server is disclosed. A data type of registering data to be registered into a data server that registers and manages data and meta-data for data, and one procedure corresponding to the detected data type is selected from a plurality of procedures provided in correspondence to respective data types and stored in advance, each procedure having a program code for generating the meta-data for data according to a corresponding data type. Then, the meta-data for the registering data are generated by executing the program code of the selected procedure, and the generated meta-data are registered in relation to the registering data.

    摘要翻译： 一种对于各种类型的个人数据的系统中注册的元数据，从而使复杂的检索或应用程序援建的数据服务器中，使用元数据方案是游离缺失盘。 注册数据的一个数据类型被登记到一个数据服务器做登记并管理数据和元数据的数据，以及一个程序对应于所述检测到的数据类型是从对应于提供的程序所选择的多个对respectivement数据类型和存储 事先，具有用于产生元数据用于数据gemäß到对应的数据类型的程序代码的每个过程。 然后，通过执行所选择的程序的程序代码所生成的元数据的登记数据，并且将所生成的元数据被相对于所述登记数据登记。

    Memory system
    6.
    发明公开
    Memory system 审中-公开
    内存系统

    公开(公告)号：EP2447849A3

    公开(公告)日：2013-11-06

    申请号：EP11183776.1

    申请日：2008-09-08

    申请人： Kabushiki Kaisha Toshiba

    发明人： Kanno, Shinichi ,  Yano, Hirokuni ,  Hida, Toshikatsu ,  Kitsunai, Kazuya ,  Yano, Junji

    IPC分类号： G06F12/16 ,  G06F12/02 ,  G11C16/34 ,  G11C29/00 ,  G06F11/10 ,  G11C16/16

    CPC分类号： G11C16/349 ,  G06F11/1068 ,  G06F12/0246 ,  G06F2212/7211 ,  G11C16/16 ,  G11C29/52 ,  G11C29/76

    摘要： A memory system (11) includes a nonvolatile memory (10) including a plurality of blocks as data erase units, a measuring unit (31) which measures an erase time at which data in each block is erased, a block controller (30) having a block table which associates a state value indicating one of a free state and a used state with the erase time for each block, a detector which detects blocks in which rewrite has collectively occurred within a short period, a first selector (32) which selects a free block having an old erase time as a first block, on the basis of an information in the block table, a second selector (33) which selects a block in use having an old erase time as a second block, on the basis of the information in the block table, and a leveling unit (35) which moves data in the second block to the first block if the first block is included in the blocks detected by the detector.

    摘要翻译： 存储器系统（11）包括：非易失性存储器（10），其包括作为数据擦除单元的多个块;测量单元（31），其测量每个块中的数据被擦除的擦除时间;块控制器（30） 块表，其将表示自由状态和使用状态之一的状态值与每个块的擦除时间相关联;检测器，其检测在短时间段内共同发生重写的块;第一选择器（32） 基于块表中的信息，具有旧擦除时间的空闲块作为第一块，第二选择器（33），基于第二选择器（33），选择具有旧擦除时间的块作为第二块 块表中的信息以及如果第一块被包括在由检测器检测到的块中时将整个第二块中的数据移动到第一块的调平单元（35）。

    Method of updating contents of a multibit flash memory
    7.
    发明公开
    Method of updating contents of a multibit flash memory 有权
    Verfahren zur Aktualisierung von Inhalten eines Multibit-Flash-Speicher

    公开(公告)号：EP2200045A1

    公开(公告)日：2010-06-23

    申请号：EP09011429.9

    申请日：2009-09-07

    申请人： Kabushiki Kaisha Toshiba

    发明人： Kanno, Shinichi ,  Asano, Shigehiro ,  Kitsunai, Kazuya ,  Yano, Hirokuni ,  Hida, Toshikatsu

    IPC分类号： G11C16/10 ,  G11C11/56 ,  G06F12/02

    CPC分类号： G11C16/10 ,  G11C11/5628 ,  G11C16/105 ,  G11C2216/14

    摘要： A semiconductor storage device (1) includes a first storage unit (9) having a plurality of first blocks as data write regions; an instructing unit (13) that issues a write instruction of writing data into the first blocks; a converting unit (14) that converts an external address of input data to a memory position in the first block with reference to a conversion table in which external addresses of the data are associated with the memory positions of the data in the first blocks; and a judging unit (15) that judges whether any of the first blocks store valid data associated with the external address based on the memory positions of the input data, wherein the instructing unit (13) issues the write instruction of writing the data into the first block in which the valid data is not stored, when any of the first blocks does not store the valid data.

    摘要翻译： 半导体存储装置（1）具有作为数据写入区域而具有多个第一块的第一存储部（9） 指示单元（13），其向第一块发出写入数据的写入指令; 转换单元（14），其参考其中外部地址与第一块中的数据的存储位置相关联的转换表将输入数据的外部地址转换为第一块中的存储位置; 以及判断单元（15），其基于所述输入数据的存储器位置判断所述第一块是否存储与所述外部地址相关联的有效数据，其中，所述指示单元（13）发出写入所述数据的写入指令 当第一块不存储有效数据时，没有存储有效数据的第一块。

    Method and system for real-time scheduling
    8.
    发明公开
    Method and system for real-time scheduling 审中-公开
    Verfahren und System zum Echtzeit-Scheduling

    公开(公告)号：EP1519269A2

    公开(公告)日：2005-03-30

    申请号：EP04021572.5

    申请日：2004-09-10

    申请人： Kabushiki Kaisha Toshiba

    发明人： Kanai, Tatsunori ,  Maeda, Seiji ,  Yano, Hirokuni ,  Yoshii, Kenichiro

    IPC分类号： G06F9/46

    CPC分类号： G06F9/4881

    摘要： An information processing system performs a plurality of tasks within a specific time interval. The system includes a bus (13), a plurality of processors (12) which transfer data via the bus (13), and a unit for performing a scheduling operation of determining execution start timing of each of the tasks and at least one of the processors (12) which executes the tasks, based on cost information concerning a time required to perform each of the tasks and bandwidth information concerning a data transfer bandwidth required by each of the tasks, to perform the tasks within the specific time interval without overlapping execution terms of at least two tasks of the tasks, the two tasks requiring data transfer bandwidths not less than those of the others of the tasks.

    摘要翻译： 信息处理系统在特定时间间隔内执行多个任务。 该系统包括总线（13），经由总线（13）传送数据的多个处理器（12），以及用于执行确定每个任务的执行开始定时的调度操作的单元，以及至少一个 处理器（12），其基于关于执行每个任务所需的时间的成本信息和与每个任务所需的数据传输带宽有关的带宽信息，在特定时间间隔内执行任务而不重叠执行，执行任务 术语至少有两个任务的任务，两个任务要求数据传输带宽不低于其他任务的任务。

    Memory system
    9.
    发明公开
    Memory system 审中-公开
    内存系统

    公开(公告)号：EP2447849A2

    公开(公告)日：2012-05-02

    申请号：EP11183776.1

    申请日：2008-09-08

    申请人： Kabushiki Kaisha Toshiba

    发明人： Kanno, Shinichi ,  Yano, Hirokuni ,  Hida, Toshikatsu ,  Kitsunai, Kazuya ,  Yano, Junji

    IPC分类号： G06F12/16 ,  G06F12/02 ,  G11C16/34 ,  G06F11/10

    CPC分类号： G11C16/349 ,  G06F11/1068 ,  G06F12/0246 ,  G06F2212/7211 ,  G11C16/16 ,  G11C29/52 ,  G11C29/76

    摘要： A memory system includes a nonvolatile memory including a plurality of blocks as data erase units, a measuring unit which measures an erase time at which data in each block is erased, a block controller having a block table which associates a state value indicating one of a free state and a used state with the erase time for each block, a detector which detects blocks in which rewrite has collectively occurred within a short period, a first selector which selects a free block having an old erase time as a first block, on the basis of an information in the block table, a second selector which selects a block in use having an old erase time as a second block, on the basis of the information in the block table, and a leveling unit which moves data in the second block to the first block if the first block is included in the blocks detected by the detector.

    摘要翻译： 一种存储器系统包括：非易失性存储器，其包括作为数据擦除单元的多个块;测量单元，其测量每个块中的数据被擦除的擦除时间;块控制器，其具有块表，该块控制表将表示 在每个块中具有擦除时间的自由状态和使用状态;检测器，检测其中在短时间段内共同发生重写的块;第一选择器，选择具有旧擦除时间的空闲块作为第一块; 基于块表中的信息;第二选择器，基于块表中的信息，选择具有旧的擦除时间的块作为第二块;以及均衡单元，在第二块中移动数据 如果第一块被包括在由检测器检测到的块中，则将第一块分割为第一块。