-
1.发明公开Data use management system, transmitting apparatus having data use management function and data use management method 审中-公开Datenverwendungsystem，Übertragungsvorrichtungmit Datenverwendungsfunktion und Datenverwendungsmethode
公开(公告)号：EP1463260A2
公开(公告)日：2004-09-29
申请号：EP04007214.2
申请日：2004-03-25
CPC分类号： H04N21/43615 , H04L12/2803 , H04L12/2834 , H04L29/06 , H04L29/06027 , H04L63/0428 , H04L63/08 , H04L67/325 , H04L69/329 , H04L2012/2849 , H04L2463/101 , H04N21/647 , H04W12/04 , H04W12/06
摘要： The conventional method of limiting the number of receiving apparatus has a problem that if the limited number of appliances is reduced to limit distribution to unspecified appliances outside a home, distribution to appliances in the home is limited unnecessarily largely, and that if the limited number of appliances is increased, distribution to appliances outside the home cannot be sufficiently limited. At least one receiving apparatus, e.g., digital television sets and PCs, connected to a network and capable of receiving and using predetermined data, and a transmitting apparatus, e.g., an AV server for transmitting the data to the receiving apparatus via the network are provided. Use of the data on the network is managed on the basis of the transmission time required for transmission of predetermined information between the transmitting apparatus and the receiving apparatus.
摘要翻译： 限制接收装置数量的常规方法存在如下问题：如果限制数量的家用电器被减少以限制对家庭外的未指定设备的分配，那么对家用电器的分发就不必要地受到限制，并且如果有限数量的 家电增加，分配到家庭以外的家电不能有足够的限制。 提供连接到网络并且能够接收和使用预定数据的至少一个接收装置，例如数字电视机和PC，以及诸如用于经由网络将数据发送到接收装置的AV服务器的发送装置 。 基于在发送装置和接收装置之间发送预定信息所需的传输时间来管理网络上的数据的使用。
-
2.发明公开Digital chrominance signal demodulation apparatus 失效Digitale ModulationseinrichtungfürChrominanzsignale。
公开(公告)号：EP0574200A1
公开(公告)日：1993-12-15
申请号：EP93304368.9
申请日：1993-06-04
发明人： Fujii, Kunihiko , Usuki, Naoshi
摘要： Different from typical signal processing which employs a feedback control, by adopting a demodulating circuit employing AFC, which is not affected by a comb filter, the response characteristic against jitter is improved and a down converted chrominance signal can be demodulated with a good accuracy. therefore, the noise rejection effect by a comb filter is improved, the detecting accuracy of the residual phase error is also improved, and the S/N ratio of the phase is improved by combining feedforward APC compensation with a velocity error, and this results in a much improved picture quality.
摘要翻译： 与采用反馈控制的典型信号处理不同，通过采用不受梳状滤波器影响的采用AFC的解调电路，提高了针对抖动的响应特性，并且可以以高精度解调下变频色度信号。 因此，通过梳状滤波器的噪声抑制效果得到改善，残留相位误差的检测精度也得到提高，并且通过将前馈APC补偿与速度误差组合来提高相位的S / N比，并且这导致 大大提高了画质。
-
3.发明公开COPYRIGHT PROTECTIVE SYSTEM, TRANSMITTER, RECEIVER, BRIDGE DEVICE, COPYRIGHT PROTECTIVE METHOD, MEDIUM, AND PROGRAM 审中-公开URHEBESRECHTSCHUTZSYSTEM，ÜBERTRAGER，EMPFÄNGER，BRÜCKENGERÄT。 联合国开发计划署的URHEBERRECHTSCHUTZ-VERFAHREN
公开(公告)号：EP1235389A1
公开(公告)日：2002-08-28
申请号：EP01967691.5
申请日：2001-09-17
CPC分类号： H04L63/061 , G06F21/445 , G06F21/85 , G06F2221/2103 , G06F2221/2129 , H04L12/462 , H04L12/4625 , H04L63/068 , H04L63/0869
摘要： In the case that a bridge unit is connected to a network such as an IEEE 1394 bus, the desire of copyright holders for limitation on the number of apparatuses that can receive a signal cannot be met.
The invention is characterized by providing at least one reception unit, or more, that receives and utilizes data requiring copyright protection, connected to a network and by providing a transmission unit 20 for transmitting data requiring copyright protection to a reception unit by utilizing a network, wherein the transmission unit 20 has an authentication means 23 on the transmission side for carrying out authentication for a reception unit and an authentication number counting means 24 for counting the authentication number that is the number of the authentications carried out by the authentication means 23 on the transmission side while the reception unit has an authentication means on the reception side for carrying out authentication for the authentication means on the transmission side and wherein the above authentication number is limited.摘要翻译： 在桥单元连接到诸如IEEE 1394总线的网络的情况下，不能满足版权所有者对能够接收信号的设备数量的限制的期望。 本发明的特征在于提供至少一个接收单元或更多的接收单元，其接收并利用连接到网络的需要版权保护的数据，并且提供一个发送单元20，用于通过利用网络向接收单元发送需要版权保护的数据， 其中发送单元20在发送侧具有用于对接收单元进行认证的认证装置23和用于对作为认证装置23在认证装置23执行的认证的次数的认证号进行计数的认证号码计数装置24 发送侧，而接收单元在发送侧具有用于对认证装置进行认证的接收侧的认证装置，并且其中上述认证号码受到限制。
-
公开(公告)号：EP0859362A3
公开(公告)日：1999-04-21
申请号：EP98301101.6
申请日：1998-02-16
IPC分类号： G11B20/10
CPC分类号： H04L7/0054 , G11B20/10009
摘要： A reproduced signal from a recording medium 1 is equalized at partial response (1, 0, -1) by a reproducing equalizer 3, and is converted into a reproduced and equalized signal. A clock reproducing circuit 4 issues a reproduced clock synchronized with the timing of data identification, and applies it to a phase adjusting circuit 5. A phase control signal generating circuit 6A detects a specific pattern from a reproduced digital signal issued from an A/D converter 7, and the advance or delay amount of phase of the reproduced clock is detected by the amplitude or distribution of the sampling value. This phase deviation amount is given to the phase adjusting circuit 5 as a phase control signal. The phase adjusting circuit 5 given a delayed clock to the A/D converter 7, and controls to A/D convert the reproduced signal at correct timing.
-
公开(公告)号：EP0859362A2
公开(公告)日：1998-08-19
申请号：EP98301101.6
申请日：1998-02-16
IPC分类号： G11B20/10
CPC分类号： H04L7/0054 , G11B20/10009
摘要： A reproduced signal from a recording medium 1 is equalized at partial response (1, 0, -1) by a reproducing equalizer 3, and is converted into a reproduced and equalized signal. A clock reproducing circuit 4 issues a reproduced clock synchronized with the timing of data identification, and applies it to a phase adjusting circuit 5. A phase control signal generating circuit 6A detects a specific pattern from a reproduced digital signal issued from an A/D converter 7, and the advance or delay amount of phase of the reproduced clock is detected by the amplitude or distribution of the sampling value. This phase deviation amount is given to the phase adjusting circuit 5 as a phase control signal. The phase adjusting circuit 5 given a delayed clock to the A/D converter 7, and controls to A/D convert the reproduced signal at correct timing.
摘要翻译： 来自记录介质1的再现信号由再现均衡器3在部分响应（1,0，-1）处均衡，并被转换成再现和均衡信号。 时钟再现电路4发出与数据识别定时同步的再生时钟，并将其施加到相位调整电路5.相位控制信号生成电路6A从A / D转换器发出的再生数字信号中检测特定模式 7，并且通过采样值的幅度或分布来检测再现时钟的提前或延迟相位的量。 该相位偏移量作为相位控制信号被提供给相位调整电路5。 相位调整电路5给予A / D转换器7一个延迟的时钟，并控制在正确的时间对A / D转换再现的信号。
-
公开(公告)号：EP0574200B1
公开(公告)日：1998-01-21
申请号：EP93304368.9
申请日：1993-06-04
发明人： Fujii, Kunihiko , Usuki, Naoshi
-
-
-
-
-
搜索结果
6 条记录 (耗时 0.01 秒)
