-
公开(公告)号:EP0192411B1
公开(公告)日:1992-04-22
申请号:EP86300964.3
申请日:1986-02-12
IPC分类号: H04L25/03
CPC分类号: H04L25/03057
-
公开(公告)号:EP0192411A2
公开(公告)日:1986-08-27
申请号:EP86300964.3
申请日:1986-02-12
IPC分类号: H04L25/03
CPC分类号: H04L25/03057
摘要: High-speed bipolar signals transmitted along standard twisted pair (17) telephone wiring are subject to InterSymbol Interference which is corrected by an equalizer circuit (10) that is operably responsive to predetermined parameters of bipolar signals detected at the secondary (21) of a line transformer (15). These parameters are input to a control logic circuit (11) which includes several stages, each producing a set of past dependent logical control signals which are input to corresponding equalizer tap circuits (25) (26) (27) having outputs connected to a common output bus (40). Each tap circuit (25) (26) (27) includes an integrator (46) that is incrementally charged and discharged by an electronically switched capacitor (51). A tap weight voltage output from each integrator (46) is subsequently summed directly or inversely by a second switched capacitor (52) under control of the logical input signals. And, an equalizing signal output from the second capacitor (52) is coupled through a buffer amplifier (41) to the line transformer (15) where it is added to the incoming signal and allows eye diagram monitoring directly at the transformer (15).
摘要翻译: 沿着标准双绞线(17)电话线传输的高速双极性信号受到符号间干扰,该符号间干扰通过均衡器电路(10)进行校正,所述均衡器电路(10)可操作地响应在线路的次级(21)处检测到的双极性信号的预定参数 变压器(15)。 这些参数被输入到包括几个级的控制逻辑电路(11),每个级产生一组过去的相关逻辑控制信号,它们被输入到相应的均衡器抽头电路(25)(26)(27),其输出端连接到一个公共 输出总线(40)。 每个抽头电路(25)(26)(27)包括由电子开关电容器(51)递增充电和放电的积分器(46)。 随后在逻辑输入信号的控制下由每个积分器(46)输出的抽头加权电压直接或相反地被第二开关电容器(52)相加。 并且,从第二电容器(52)输出的均衡信号通过缓冲放大器(41)耦合到线路变压器(15),在那里它被加到输入信号并允许直接在变压器(15)上进行眼图监控。
-
公开(公告)号:EP0192411A3
公开(公告)日:1988-08-03
申请号:EP86300964
申请日:1986-02-12
CPC分类号: H04L25/03057
摘要: High-speed bipolar signals transmitted along standard twisted pair (17) telephone wiring are subject to InterSymbol Interference which is corrected by an equalizer circuit (10) that is operably responsive to predetermined parameters of bipolar signals detected at the secondary (21) of a line transformer (15). These parameters are input to a control logic circuit (11) which includes several stages, each producing a set of past dependent logical control signals which are input to corresponding equalizer tap circuits (25) (26) (27) having outputs connected to a common output bus (40). Each tap circuit (25) (26) (27) includes an integrator (46) that is incrementally charged and discharged by an electronically switched capacitor (51). A tap weight voltage output from each integrator (46) is subsequently summed directly or inversely by a second switched capacitor (52) under control of the logical input signals. And, an equalizing signal output from the second capacitor (52) is coupled through a buffer amplifier (41) to the line transformer (15) where it is added to the incoming signal and allows eye diagram monitoring directly at the transformer (15).
-
-