SYSTEM AND METHOD FOR REGISTER RENAMING
    1.
    发明授权
    SYSTEM AND METHOD FOR REGISTER RENAMING 失效
    寄存器的系统和方法改进名字

    公开(公告)号:EP0682789B1

    公开(公告)日:1998-09-09

    申请号:EP94904479.6

    申请日:1993-12-16

    IPC分类号: G06F9/38

    摘要: A system and method for performing register renaming of source registers in a processor having a variable advance instruction window for storing a group of instructions to be executed by the processor, wherein a new instruction is added to the variable advance instruction window when a location becomes available. A tag is assigned to each instruction in the variable advance instruction window. The tag of each instruction to leave the window is assigned to the next new instruction to be added to it. The results of instructions executed by the processor are stored in a temp buffer according to their corresponding tags to avoid output and anti-dependencies. The temp buffer therefore permits the processor to execute instructions out of order and in parallel. Data dependency checks for input dependencies are performed only for each new instruction added to the variable advance instruction window and register renaming is performed to avoid input dependencies.

    SYSTEM AND METHOD FOR REGISTER RENAMING
    2.
    发明公开
    SYSTEM AND METHOD FOR REGISTER RENAMING 失效
    系统和寄存器方法改进的名字。

    公开(公告)号:EP0682789A1

    公开(公告)日:1995-11-22

    申请号:EP94904479.0

    申请日:1993-12-16

    IPC分类号: G06F9

    摘要: A system and method for performing register renaming of source registers in a processor having a variable advance instruction window for storing a group of instructions to be executed by the processor, wherein a new instruction is added to the variable advance instruction window when a location becomes available. A tag is assigned to each instruction in the variable advance instruction window. The tag of each instruction to leave the window is assigned to the next new instruction to be added to it. The results of instructions executed by the processor are stored in a temp buffer according to their corresponding tags to avoid output and anti-dependencies. The temp buffer therefore permits the processor to execute instructions out of order and in parallel. Data dependency checks for input dependencies are performed only for each new instruction added to the variable advance instruction window and register renaming is performed to avoid input dependencies.