METHOD FOR CONTROLLED PROGRAMMING OF NON-VOLATILE MEMORY EXHIBITING BIT LINE COUPLING
    2.
    发明公开
    METHOD FOR CONTROLLED PROGRAMMING OF NON-VOLATILE MEMORY EXHIBITING BIT LINE COUPLING 有权
    方法非易失性存储器的编程控制的,HAVING BITLEITUNGSKOPPLUNG的

    公开(公告)号:EP1946324A1

    公开(公告)日:2008-07-23

    申请号:EP06816668.5

    申请日:2006-10-11

    IPC分类号: G11C16/10 G11C16/04

    摘要: The effects of bit line-to-bit line coupling in a non-volatile memory are addressed. An inhibit voltage is applied on a bit line (202) of a storage element to be programmed (224) to inhibit programming during a portion of a. program voltage . The inhibit voltage is subsequently removed during the program voltage to allow programming to occur. Due to the proximity of bit lines (202, 204) , the change in the bit line voltage is coupled to a neighboring unselected bit line (204) , reducing the neighboring bit line voltage to a level which might be sufficient to open a select gate and discharge a boost voltage. To prevent this, the select gate voltage (VSGD) is temporarily adjusted during the change in the bit line voltage to ensure that the biasing of the select gate on the unselected bit line is not sufficient to open the select gate .